

FIG. 1A




FIG. 1B




FIG. 1C




FIG. 2




FIG. 3





FIG. 4

5/18

*FIG. 5B*

ENA	MSK	EXP	ENR	OUTPUT MODE
0	0	0	Z	DISABLED
1	0	0	GND	LOW
1	0	1	VDD	HIGH
1	1	X	1/2VDD	MASK

FIG. 6A

Diagram illustrating the internal structure of FIG. 6A. The circuit includes a central logic block labeled "CORE". The "CORE" block is connected to an inverter 604, which is connected to an input 602. The "CORE" block is also connected to an output 603. A switch 605 is connected between the "CORE" block and the output 603. A switch 610 is connected between the "CORE" block and an input 606. The input 606 is connected to the output 603.

FIG. 6B

Diagram illustrating the internal structure of FIG. 6B. The circuit includes a central logic block labeled "C". The "C" block is connected to a buffer 607, which is connected to an output 606. The "C" block is also connected to an inverter 614, which is connected to an output 603 labeled "OUTPUT PAD". The "C" block is connected to a switch 610, which is connected to an input 609 labeled "TEST ENABLE". The "C" block is connected to a switch 611, which is connected to an input 610 labeled "CORE OUTPUT". The "C" block is connected to a switch 612, which is connected to an input 613 labeled "COMPARE STROBE". The "C" block is connected to a switch 615, which is connected to an output 614 labeled "SCAN OUTPUT". The "C" block is also connected to a switch 608, which is connected to an input 611 labeled "SCAN INPUT" and an input 612 labeled "SCAN CONTROL".

6/18




FIG. 7A

TEN	ENR	MSK	EXP	FUNCTION PERFORMED
0	X	X	X	TEST DISABLED
1	GND	1	0	COMPARE LOW
1	VDD	1	1	COMPARE HIGH
1	1/2VDD	0	X	MASK COMPARE

FIG. 7B




FIG. 7C

7/18




FIG. 8A

TEN	ENR	MSK	EXP	FUNCTION PERFORMED
0	X	1	0	GATE DISABLED
1	GND	1	0	OUTPUT A LOW
1	VDD	1	1	OUTPUT A HIGH
1	1/2VDD	0	X	OUTPUT A MASK

FIG. 8B






FIG. 9A



9/18

OC	TEN	ENR	MSK	EXP	FUNCTION PERFORMED
X	0	X	X	X	TEST DISABLED
1	1	GND	1	0	COMPARE LOW
1	1	VDD	1	1	COMPARE HIGH
1	1	1/2VDD	0	X	MASK COMPARE
0	1	GND/VDD	1	0/1	TEST OUTPUT CONTROL

FIG. 10B




FIG. 11A




FIG. 11B

10/18




FIG. 12A

IOC	TEN	ENR	MSK	EXP	FUNCTION PERFORMED
X	0	X	X	X	TEST DISABLED
1	1	GND	1	0	COMPARE LOW
1	1	VDD	1	1	COMPARE HIGH
1	1	1/2VDD	0	X	MASK COMPARE
0	1	GND/VDD	1	0/1	TEST I/O CONTROL
0	1	GND/VDD	1	0/1	INPUT STIMULUS

FIG. 12B




FIG. 13A

FIG. 13B




FIG. 14





FIG. 15






FIG. 16




FIG. 17





FIG. 19





FIG. 19A



MULTIPLE IC
PROBE MECHANISM
2001

401

CONTROLLER

RESPONSE
CIRCUITRY

TESTER

STIMULUS
CIRCUITRY

FIG. 20

